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FDTD Modeling Incorporating a Two-Port Network
for I/O Line EMI Filtering Design
Xiaoning Ye, Member, IEEE, and James L. Drewniak, Senior Member, IEEE
Abstract—Electromagnetic interference (EMI) filters are often
utilized on I/O lines to reduce high-frequency noise from being
conducted off the printed circuit board (PCB) and causing EMI
problems. The filtering performance is often compromised at high
frequencies due to parasitics associated with the filter itself, or
the PCB layout and interconnects. Finite difference time domain
(FDTD) modeling can be used to quantify the effect of PCB layout
and interconnects, as well as filter type, on the EMI performance
of I/O line filtering. FDTD modeling of a -type and -type filter
consisting of surface-mount ferrites and capacitors is considered
herein. The FDTD method is applied to model PCB layout and
interconnect features, as well as the lumped element components,
including the nonlinear characteristics of ferrite surface-mount
parts. The EMI filters with ferrites are included in the modeling by
incorporating the time-domain -parameters of the two-port net-
work into the FDTD time-marching equations. Good agreement
between the FDTD modeling and -parameter measurements
supports the new FDTD algorithm for incorporating two-port
networks.
Index Terms—Finite difference time domain (FDTD) method,
generalized pencil-of-function (GPOF), I/O filter, two-port
network.
I. INTRODUCTION
E LECTRONIC devices are operating at increasingly fasterspeeds and consuming more power, which significantly
increases electromagnetic interference (EMI) concerns at high
frequencies, and makes it more challenging to meet radiated
emissions requirements. One important radiation mechanism is
high-frequency noise on I/O lines that is conducted onto the at-
tached cables, and results in EMI problems [1]. Many lines that
come off a high-speed digital design to peripherals are nomi-
nally low-speed. However, as the clock speeds and edge rates
of device technologies continue to increase, increasingly higher
frequency noise is unintentionally coupled to the low-speed I/O
lines [2]. EMI filters are often inserted on the I/O lines to sup-
press the high-frequency noise.
The relevant design features that affect the EMI performance
of I/O line filtering found on a typical electronic product are il-
lustrated in Fig. 1. Shunt capacitors are often used to “divert”
the high-frequency noise back to its source. However, due to
the inherent equivalent series inductance (ESL) and equivalent
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Fig. 1. Schematic representation showing the I/O filtering and chasis/PCB
connection parasitics.
series resistance (ESR) of the surface-mount technology (SMT)
capacitor, the EMI filtering performance is compromised at fre-
quencies higher than the series resonance of the capacitance and
the ESL. Furthermore, when the EMI filter is mounted on the
printed circuit board (PCB) in practical design, layout parasitics,
such as connecting traces and vias, introduce additional induc-
tance in the shunt filtering branch. The filtering performance
is further compromised, and far from ideal. The open litera-
ture on the design and application of EMI filters is extensive
[3]–[6]. Other EMI coupling paths that result in high-frequency
common-mode current on low-speed cables can be character-
ized by a noise voltage between a shielding enclosure and the
I/O line, as shown Fig. 1. The connection between the PCB ref-
erence plane and the conducting shielding enclosure or chassis
at the connector can also profoundly impact the EMI perfor-
mance of any filtering at the connector. The PCB/chassis con-
nection has some nonzero impedance that is schematically rep-
resented with an inductor symbol in Fig. 1.
Numerical modeling in electromagnetic compatibility
(EMC) design is beneficial for better understanding of the
physics, and can aid in developing design guidelines. For
the geometry shown in Fig. 1, full-wave modeling can be
applied. The finite difference time domain (FDTD) method is
a good candidate because it is capable of analyzing multiple
frequencies with a single time-domain simulation, and it is
well suited for rectilinear geometries. The method has been
successfully applied in modeling shielding enclosures [7],
and FDTD modeling of lossy, multiconductor transmission
lines terminated in arbitrary loads has also been reported [8].
However, incorporating EMI filters into the FDTD modeling
is challenging because the ESL, ESR, and other parasitics of
the filter are strongly dependent on package size, PCB layout,
and interconnection of the components. Characterization of the
parasitics usually relies on measurements.
0018–9375/02$17.00 © 2002 IEEE
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Fig. 2. Schematic representation of the FDTD grid with an embedded two-port
network. Each black dot represents an FDTD node.
In this study, an algorithm for including passive networks
characterized as two-ports into the FDTD method is presented
in Section II. The time-domain -parameters of a two-port
network are obtained from the inverse Fourier transform (IFT)
of the frequency-domain measurements, and integrated into the
FDTD updating equation through a time-domain convolution.
The method can readily include the nonlinear behavior of
lumped ferrite into the two-port network. In Section III, the
approach is shown with - and -filters, and demonstrated with
measurements. In Section IV, the utility of the FDTD modeling
is further demonstrated by modeling the board layout effects
on the filtering performance, and the modeling is supported by
measurements.
II. FDTD MODELING OF I/O LINES WITH AN EMI FILTER
USING A TWO-PORT ALGORITHM
The parasitics that compromise the performance of an EMI
filter are strongly dependent on package size, PCB layout, and
interconnection of the components, as stated previously. These
parasitics are usually obtained from measurable parameters
such as impedance and resonance frequencies. There are
different approaches to incorporate a filter with parasitics into
the FDTD modeling. A straightforward approach to account
for the parasitics is to extract an equivalent circuit model
from measurements, and then include the equivalent lumped
elements in the modeling using the algorithms developed in [9]
and [10]. This approach is most suitable when an RLC model of
the filter with frequency-independent element values is avail-
able. In practical design, SMT ferrite beads are often inserted
at I/O lines because ferrite beads have a small impedance at
low frequencies but a large impedance at high frequencies. The
low-frequency signals are then passed, while high-frequency
noise is blocked. Although an equivalent circuit model was
proposed in [11], which characterized the ferrite using a
frequency-dependent RLC circuit, these RLC values cannot be
incorporated into the FDTD modeling using the algorithms
in [9] and [10]. Recent work on modeling the lumped ferrite
converted the impedance of the ferrite into the time-domain,
and incorporated this into the FDTD updating equations
[12]. A modeling approach which incorporates a two-port
network into the FDTD modeling was proposed in [13], where
the time-domain -parameters of a two-port network were
obtained from the IFT of the frequency-domain measurements
(e.g., -parameters), and integrated into the FDTD updating
equation through a time-domain convolution. There have been
Fig. 3. I/O filter modeling with an FDTD two-port subcellular algorithm.
other approaches to include two-port networks to FDTD [14],
[15]. In the study, the two-port algorithm described in [13] is
applied.
The traditional FDTD algorithm discretizes the compu-
tational domain into rectangular cells and uses a leapfrog
time-stepping process to update the electric-field and mag-
netic-field components at each node [16]–[18]. A two-dimen-
sional representation of the FDTD grid with an embedded
two-port network is shown in Fig. 2. The network may span a
few cells to account for the physical distance between the two
ports. Special treatment is required for updating the fields at
the nodes where the network ports are connected, while the
normal full-wave modeling, viz., the Yee-algorithm is applied
elsewhere, including the FDTD nodes between the ports. The
two-port network is incorporated in the FDTD modeling, as
shown in Fig. 3, for I/O filtering. The electric field time-step-
ping equation at network ports is modified by adding an
impressed current to account for the currents directed into the
ports [10], and the Ampere’s Law Maxwell equation becomes
(1)
where is the impressed current density into the network.
Let the network be oriented along the direction of the FDTD
mesh. Then, the current density is related to the node current as
(2)
The current is related to the voltage in the frequency-domain by
-parameters as
(3)
Then, in the time-domain, the current density at Port 1 is
(4)
where the symbol indicates convolution.
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Fig. 4. Schematic of a PCB with a T -type EMI filter—Board A.
The time-stepping equation can then be readily developed
from (1) and (4). The two-port network can be characterized
by -, -, or -parameters; however, the -parameters are
used in the FDTD algorithm, and other parameter sets can be
readily converted to the -parameters. An IFFT is performed
to translate the frequency-domain -parameters into the time-
domain. The frequency-domain -parameter sequence is fur-
ther extended to by conjugating the first values be-
fore application of the IFFT in order to get a real sequence
in the time-domain. The presence of the convolution in (4) re-
quires storing the complete -field and -parameter time histo-
ries, which increases memory usage. The generalized pencil-of-
function (GPOF) technique is employed here, which uses a fi-
nite sum of complex exponentials to describe the time response
sequences of the -parameters [ , , , and
], as [19]
(5)
where and are the terms obtained by the GPOF
method, and generally are complex numbers. For simplicity in
the present development, the network is assumed to be located in
free space, and the time-marching equation for the -component
of the electric field at Port ( or ) is shown in (6) at the
bottom of the page. Substituting (5) into (6) results in a recursive




Application of the GPOF algorithm to generate the -param-
eters as an exponential series allows for recursive convolution in
the FDTD updating equations, where only the intermediate pa-
rameters are stored for the current time step. These
intermediate parameters are then overwritten at each following
time step, without the need of storing the complete time his-
tory for the convolution. This treatment significantly minimizes
the computer memory usage. The constants and ,
which characterize the two-port network, are used as the input
circuit description of the network for the FDTD simulation.
III. EXPERIMENTAL AND NUMERICAL RESULTS
A simple microstrip circuit shown in Fig. 4, denoted as Board
A, was studied to demonstrate the FDTD procedure. Two sec-
tions of microstrip lines were connected by a low-pass -type
filter, which was constructed using two SMT lumped-element
ferrites and one SMT capacitor. The PCB dimensions were
cm , and the dielectric was a 45-mil thick FR-4 material. The
width of the microstrip was 2 mm, and the length of each sec-
tion of microstrip line was 6.3 cm and 4.2 cm for Line 1 and
Line 2, respectively. The characteristic impedance of the mi-
crostrip line was 52 , which was calculated using empirical
equations [20]. The 0805 SMT capacitor had a capacitance of
47 pF, which was verified by measurement using an HP 4291
impedance analyzer. One end of the capacitor was soldered to
the ground plane directly by cutting a hole in the dielectric sub-
strate, and “burying” the capacitor vertically into the dielectric
substrate. The other end of the capacitor was soldered to the
end of both SMT ferrites. The layout parasitics were then min-
imized. SMA jacks were located at Port 1 and Port 2 to provide
connection for S-parameter measurements.
A. Experimental Results
The was then measured using an HP 8753D Network
Analyzer. The solid line in Fig. 5 shows the measured for
Board A. Although the layout parasitics were minimized, the
effectiveness of the shunt capacitor was limited by the parasitic
inductance of the current path through the component itself. The
equivalent circuit for the filtering capacitor is an inductor in se-
ries with an ideal capacitor, and an ESR. Beyond the series reso-
nance of the equivalent circuit (approximately 940 MHz in this
(6)
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Fig. 5. Measured and FDTD modeled jS j for Board A.
Fig. 6. Simple equivalent circuit model of the local lumped element
T -network with L = 0:58 nH, C = 47 pF, and R = 0:4 
.
example), the shunt capacitor branch begins to look inductive;
consequently, the impedance between the microstrip line and
the reference plane increases with frequency, resulting in an in-
crease in .
B. Numerical Results
The FDTD method was applied to model Board A. In order
to use the two-port FDTD algorithm, which incorporates the
time-domain -parameters of the two-port lumped-element net-
work into the FDTD algorithm, the two-port lumped element
network needed to be characterized. A simple equivalent circuit
of the network is shown in Fig. 6. The parasitics are included
in the circuit, where is the ESR of the capacitor, is the
ESL of the capacitor, and is the parasitic inductance as-
sociated with the discontinuity in the transmission line at the
SMT ferrite part. Although the ESL and ESR of the capacitor
can be measured using the impedance analyzer, the actual par-
asitics of a component mounted on the PCB board may differ
from the measurement of an individual component. An alterna-
tive approach was employed herein to determine the parasitics.
The two ferrites shown in Fig. 4 were removed, and the trans-
mission line made continuous with two short sections of copper
tape with the same width of 2 mm. Therefore, the I/O line was
continuous and the filter consisted of only a shunt capacitor. The
was then measured using an HP 8753D Network Analyzer.
Fig. 7. Measured jS j for the Board A without ferrites for the filter.
Fig. 8. Measured impedance of an 0805 package size SMT ferrite.
The measured result shown in Fig. 7 has a resonance at approx-
imately 960 MHz. The minimum of the measured results
from the series resonance of and , and is then readily
determined to be 0.58 nH. At the resonance, the impedance of
the capacitor is purely resistive, and the ESR can be easily cal-
culated from the at the minimum, which is approximately
0.4 . The impedance of one individual 0805 package size SMT
ferrite was measured using the HP 8753D Network Analyzer,
and the result is shown in Fig. 8. Determination of the is dif-
ficult since it is related to the redistribution of the current when
it flows from the transmission line through the ferrite, and can
only be characterized by measurement. Once the -parameters
are determined, the two-port network can be incorporated into
the modeling using the algorithm presented in Section II.
The FDTD cell size for the modeling was
mm . The smallest dimension was used for the board
thickness. A sinusoidally modulated Gaussian pulse was
applied at Port 1, and Port 2 was terminated with a 50
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Fig. 9. Schematic of the local subcell modeling for the two-port network.
resistive load. The feeding probe at Port 1 and Port 2 were
modeled using a thin-wire algorithm [17]. Eight perfectly
matched layers (PMLs) were placed at each boundary plane of
the computational domain [21], and seven white space layers
were placed between the PML and the test board. The dielectric
loss of the FR-4 material was included in the FDTD modeling
using a Debye model to approximate the dispersive nature of
the material. There are a few algorithms ( -transform-based,
auxiliary differential equation-based, or recursive-based) to
incorporate Debye material in the modeling [22]–[24]. This
work utilizes the same modeling approach as described in
[25], which is a recursive-based approach. -parameters were
calculated for the filter model shown in Fig. 6, and incorporated
into the FDTD modeling. However, in this particular case, the
three cells were used to model the thickness of the dielectric
and the network port spanned only one cell, as shown in
Fig. 9. A connection was made to the trace and ground plane
by adding two wires to span the other two cells of the board
thickness to ensure current continuity. The connecting wires
were modeled with a thin-wire algorithm. This approximation
introduced additional parasitics in the modeling, since current
had to neck down from the relatively wide trace to the thin
wire. The parasitics can also be represented by an inductance
that is similar to . However, these additional parasitics only
affected the results at very high frequencies, in part because of
the substantial series impedance of the ferrites, as shown by
the comparison of the measured and modeled result in Fig. 5.
Good agreement was achieved between the measurement and
the modeled result for nH. The modeled results with
nH are also shown in the same figure. The results
indicate that including the small value of improves the
modeling accuracy.
C. Results of a -Type Filter
Measurement and modeling of a -type filter were also
conducted. The filter consists of one SMT ferrite and two
shunt capacitors. The individual component values were the
same as those used in the -type filter, and the circuit layout
shown in Fig. 4 was used again. Both shunt capacitors were
“buried” in the dielectric as well. The same FDTD mod-
eling approach was used to model the entire board, with the
same parasitics for the ferrite, and for the capacitor
components. The measured and modeled is shown in
Fig. 10. Good agreement is achieved again between measured
and modeled results. The discrepancies at the resonance were
due in part to the variance of the lumped element parasitics as
well as measurement errors.
Fig. 10. Measured and FDTD modeled jS j of a -type I/O filter.
IV. INCLUDING LAYOUT PARASITICS IN I/O FILTERING
The minimum layout parasitics of Board A are usually im-
practical in actual circuit design. It is hard to “bury” the SMT
capacitor in the substrates, and layout and manufacturing con-
straints typically limit how close the capacitor can be con-
nected to the signal line or the reference plane. This phys-
ical interconnect length results in a parasitic inductance, which
may have a significant impact on the filtering performance at
high frequencies. A second PCB (denoted as Board B) was
constructed to demonstrate the modeling approach for inves-
tigating the impact of layout parasitics. The schematic of the
board is shown in Fig. 11. The layout and components of
Board B were the same as that of Board A except that a
1.8-cm long, 2-mm wide trace was introduced between the
SMT capacitor and the I/O line. The length of the trace was
chosen exceptionally long to demonstrate the effects of layout
parasitics, as well as show the utility of the two-port FDTD
algorithm for conducting engineering studies. The measured
is shown in Fig. 12, and compared to the measured re-
sult of Board A. Board B has a better filtering performance
from 100 MHz to 400 MHz due to the resonance shift. How-
ever, for higher frequencies, the layout parasitics dominate the
effectiveness of the 47 pF SMT capacitor, and the filtering per-
formance of Board B is considerably worse than that of Board
A. The results indicate that layout parasitics can significantly
impact the performance of the EMI filter.
FDTD modeling of Board B was also conducted. The 1.8-cm
long trace was included in the two-port network by considering
the impedance looking into the capacitor from the -junction of
the trace as an equivalent lumped impedance, and then the same
two-port network modeling approach as that for Board A was
used. The 1.8-cm long trace was approximated as an ideal loss-
less transmission line with characteristic impedance of 52 ,
and the equivalent lumped impedance was readily calculated
from transmission-line theory [20]. Other FDTD modeling de-
tails were the same as those for Board A. The modeled result is
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Fig. 11. Schematic of a PCB with a T -type EMI filter—Board B.
Fig. 12. Measured jS j of Board A and Board B, and FDTD modeled jS j
of Board B.
also shown in Fig. 12, and good agreement was achieved again
between the modeled and measured results over most of the
frequency range. The is nearly flat between 1 GHz and
3.5 GHz because over this frequency range, the impedance of
the 1.8-cm transmission line terminated with the 47 pF capac-
itor is relatively large, and the 50 load resistance at Port 2
works as a voltage divider with the two series SMT lumped fer-
rites. There is some discrepancy above 4 GHz, which results in
part from neglecting the dispersion and loss of the FR-4 in the
length of the trace connecting the SMT capacitor. This discrep-
ancy also illustrates the importance of including dispersion and
loss for the signal propagation in the FR-4.
V. CONCLUSION
An algorithm for including passive networks characterized as
two-ports into the FDTD method was presented in this work.
Of particular interest was the application to EMI filtering of
low-speed I/O lines. The method can also include the nonlinear
behavior of ferrite components. The two-port filtering networks
were included in the modeling by incorporating the time-do-
main -parameters into the FDTD algorithm. The approach was
shown with - and -filters, and demonstrated with measure-
ments. The method also works using any network parameters
that can be converted to -parameters, and at least theoretically,
for any number of ports.
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